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Abstract  —  A new configuration is introduced to integrate 
diplexers and power dividers. The proposed configuration is based 
on coupling matrix. The design of the lumped element network is 
based on addition of an extra term to the conventional error 
function of the coupling matrix to decouple the two ports of the 
power divider. An optimized lumped element network is 
implemented successfully on an EBG based guiding technology 
known as ridge gap waveguide. The optimization of the physical 
structure is done efficiently by dividing the diplexer-power divider 
into many sub-circuits and analyzing the corrected delay response 
of them. 
Index Terms — Diplexer, power divider, coupling matrix, 
antenna array. 
I.  INTRODUCTION 
Diplexers and power dividers are two important and integral 
part of many communication systems. Several geometries and 
design procedures are introduced to improve their functionality 
in terms of size reduction, insertion loss, and rejection. As the 
design and implementation of the diplexers are more involved, 
considerable resources could be found in the literature [1]–[3]. 
One novel geometry that contributes to the performance and 
size reduction of the system is integrating the power divider 
inside the diplexer to be common with the antenna array’s 
corporate-feed. In this paper, we propose all-pole coupled-
resonator diplexer-power divider. We introduce a systematic 
design procedure. In order to achieve this, a novel optimization 
technique is used. The optimized lumped element network is 
implemented on an electromagnetic band gap (EBG) based 
guiding technology known as ridge gap waveguide [4]. 
In the section II of the paper, a new error function is 
introduced to design the coupling matrix (CM) of the diplexer-
power divider network. Also, a general recipe is explained to 
ensure the convergence of the optimization procedure. The 
proposed error function removes the coupling between the two 
power-divider output ports and simultaneously design the 
channel filters correctly based on an equi-ripple performance. 
The method is tested on a seventh order channel diplexer 
successfully. In the final section of the paper, the optimized CM 
of the seventh order channel diplexer-power divider is 
implemented on a real guiding structure. Converting the 
lumped element model of a diplexer to the physical dimensions 
is generally considered a difficult task, since it is mainly based 
on optimization procedures. In [5] a method is introduced to 
design bandpass filters using the corrected delay response of the 
sub-circuits. We used this method with some modifications in 
order to convert the CM model of diplexer-power divider to the 
physical dimensions of the structure without using any full-
wave optimization. This is done successfully using ridge gap 
and groove gap waveguide technology. In brief, gap waveguide 
technology can be explained as a new wave-guiding mechanism 
that uses a periodic band gap geometry around a guiding ridge 
to control the power flow direction. As such, a high Q-factor 
quasi TEM waveguide is achieved without a need for any 
electrical contact between the separate parts of structure. The 
simulated response of the diplexer-power divider agrees very 
well with CM model. The proposed device is integrated easily 
with the corporate feed of the antenna array. The proposed 
technique allows for the design of a high performance module 
that integrate the diplexer with the radiating elements 
efficiently with almost similar size to the antenna. The complete 
design of the diplexer and antenna will be presented in the 
future publications. 
II. GEOMETRY AND DESIGN OF DIPLEXER-POWER DIVIDER 
The coupling diagram of an integrated 7th order channel 
diplexer-power divider is shown in Fig. 1. Every channel filter 
is composed of seven resonators intercoupled to each other. 
Two channels are combined using a distributing node 
(Resonator 0). The distributing node is coupled to two outputs 
which represents the power divider. It is required for the power 
to be divided equally in the outputs of the circuit. Thus, output 
couplings are equal in port 3 and 4 that is shown with Ro. In 
order to calculate the coupling values and resonant frequency 
of the nodes, one can use the optimization routine outlined in 
[6]. In that case, an error function should be constructed to 
enforce the position of poles and zeros of the system along with 
the passband edges and the ripple of Chebyshev function. This 
procedure yields correct CM in case of traditional diplexers as 
shown in [7]. Here, the integration of the diplexer with the 
power divider creates a spurious coupling between Port 3 and 
Port 4 through Resonator 0. This unwanted resonance has 
severe adverse effect on the isolation of channels and has be 
removed from the response of the system. To do so, the pole in 
S33 should be removed. This can be done by enforcing a 
transmission zero in S43 at the center frequency of the diplexer 
which can be achieved by adding an extra term to the 
conventional error function as follow: 
 
𝑒𝑟𝑟𝑓 =∑ |𝑆11(𝑓𝑝
𝑖)|
2
+∑ (|𝑆11(𝑓𝑒
𝑖)| − 𝜀)
22
1
𝑛1
1
+∑ |𝑆22(𝑓𝑝
𝑖)|
2𝑛2
𝑛1+1
+∑(|𝑆22(𝑓𝑒
𝑖)| − 𝜀)
2
4
3
+ |𝑆43(𝑓𝑐)|
2 
(1) 
where fp are the poles positions, fe are the start and end 
frequencies of the passbands, and ε is the ripple factor. The 
center frequency of the diplexer (fc) is defined by: 
𝑓c = √𝑓𝑒1𝑓𝑒4 (2) 
 As the configuration in Fig. 1 normally is unable to create any 
transmission zero in finite frequencies, therefore, the term 
regarding them is absent in the error function. The poles fp1 to 
fpn1 represents the poles of filter in Channel 1 and the fpn1+1 to 
fpn2 are the poles of Channel 2 filter. Also fe1 and fe2 are the 
passband edge frequencies of Channel 1. In the same way, fe3 
and fe4 represent the passband of Channel 2. It’s important to 
note that even though the CM model is solved very fast, since 
the number of the unknowns is extremely big, it is important to 
start the optimization with the correct initial values. To do so, 
coupling matrix of Chebyshev filter for each channel is used as 
the initial point. For the output coupling of the diplexer (Port 3 
and 4 to Resonator 0), normalized coupling of M=1 is used as 
the initial value. Also, Resonator 0 is set to the center frequency 
of the diplexer (fc). 
Here, it is intended to have channels with center frequencies 
at 28.2068 GHz and 29.2148 GHz with 650 MHz bandwidths 
with 20 dB return loss. Using the error function in (1) and 
considering the outlined guidelines, the coupling values and 
resonant frequencies of the diagram of Fig. 1 is calculated. The 
response of the CM is plotted in Fig. 2(a). Using the improved 
error function in (1), no spurious pole is present in the middle 
of the band. The plotted magnitude of S33 and S43 also confirm 
this fact by showing a zero at the exact same frequency (Fig. 
2(b)). If the optimization of the CM was done using the 
conventional methods, a very strong resonance appears at fc that 
has adverse effect on the isolation between the channels.  
III. REALIZATION OF THE INTEGRATED DIPLEXER-POWER 
DIVIDER IN RIDGE GAP WAVEGUIDE 
The optimized CM of the diagram in Fig. 1 is to be realized 
using gap waveguide technology. The geometry is shown in 
Fig. 3. The gap waveguide consists of a semi-periodic texture 
that along with the upper plate creates a forbidden 
electromagnetic band. The EBG texture surrounds the guiding 
ridges and the cavities. Therefore, the energy confides over the 
air gap between the ridge and the top plate and inside the 
cavities. As the result, gap waveguide technology doesn’t need 
any electrical contact between the lower part and the top plate. 
Thus, it’s a suitable guiding medium for high frequency bands 
 
 
Fig. 1. Coupling diagram of a 7th order channel integrated diplexer-power divider. 
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Fig. 2. Response of the optimized CM of the integrated diplexer-
power divider. 
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where electrical contact is difficult and expensive to realize due 
to small size of the components. 
Gap waveguide generally is known as a computationally 
expensive structure, therefore the realization of the CM on the 
structure in Fig. 3 should be done by an efficient and fast 
procedure without using any full-wave optimization. Here, we 
used the delay response of the sub-circuits and space mapping 
to convert the diagram of Fig. 1 into cavity and iris dimensions 
of Fig. 3. This method was proposed in [5] for bandpass filters, 
but with some modification it is adoptable for diplexers as well. 
The structure is divided into three sub-circuits, which are 
excited at Port 1, 2 and 3 separately. Group delay response of 
S11, S22 and S43 is used to extract the CM parameters of each 
sub-circuit individually. Later, using a linear mapping, the 
correct dimensions are calculated in an iterative procedure. 
CST Microwave Studio is used for all EM simulations. The 
optimized response of the design is shown in Fig. 4, which 
shows an excellent agreement with the CM model. Using 
Aluminum as the constructing material, a minimum of 0.9 dB 
insertion loss is observed in each of the outputs at both 
channels. 
The designed diplexer-power divider will be integrated with 
the corporate-feed of a 16×16 antenna array that is constructed 
in the same technology. The circuit is placed in the middle of 
the array and feeds each half of the array equally using the 
output of the divider. Therefore a very compact module is 
achieved. 
IV. CONCLUSION 
A design procedure for a novel geometry has been presented 
to realize an integrated diplexer-power divider. The lumped 
model of the design is based on coupling matrix and is achieved 
using a new error function which is capable of removing the 
coupling between the two outputs of the circuit. A guideline has 
been proposed to design the CM efficiently. Realization of the 
CM on an EBG based guiding medium has been carried out 
using a novel method, based on dividing the structure into many 
sub-circuits and using the delay responses of them in 
combination with space mapping. Final optimized EM response 
has been computed, which has shown an excellent agreement 
with the CM response. The presented geometry has a specific 
application in antenna array modules. 
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Fig. 3. Integrated diplexer-power divider using gap waveguide technology. a) top view without the upper lid, b) side view. 
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Fig. 4. Simulated EM response of the integrated diplexer-power 
divider.  
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